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Intelligent Propulsion Systems
Hybrid Electric & Turbo Electric Aircraft
SiC Electronics Benefits to NASA Missions
2
NASA	GRC’s	internal	research	effort		has	been	
to	focused	on	durable/stable	integrated	circuit	
operation	at	500	°C	for	>	1000	hrs.
Venus Exploration
1T. Kremic, et al., 48th Lunar and Planetary Science, 2017, 2986.
LLISSE	=	Long-Life	In-Situ	
Solar	System	Explorer1
9.4	Mpa =	
92.7X	Earth	
pressure +	
460	°C	+	
chemical
composition
found at	the
surface of
Venus	(CO2,	
N2,	SO2,	H20,	
CO,	OCS,	HCl,	
HF,	and H2S)
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Recent	Advances
• Prolonged	silicon	carbide	integrated	circuit	
operation	in	Venus	surface	atmospheric	
conditions.	Neudeck,	et	al.,	AIP	Advances	6	
(2016)	125119.	
• Demonstration	of	4H-SiC	Digital	Integrated	
Circuits	Above	800	°C,	Neudeck,	et	al.,	IEEE	
Electron	Device	Lett.	38	(2016)	1082-1085.
NASA	SiC JFET	IC	operation	at	T	>	900	° C
NASA	SiC JFET	IC	operated	directly	
immersed	in	Venus	surface	conditions	
(no	package)	for	3	weeks	(did	not	fail)
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• Normally-on	4H-SiC	JFET	(fabricated	at	NASA	Glenn)
• Resistors	made	with	same	epi	as	channel	àmatched	T	dependence
• Negative	threshold	voltage	VTà negative	signal	voltages	(0	to	-10V)
• 0	V	=	Binary	1	(high)		 -10	V	=	Binary	0	(low)
1M. J. Krasowski, US Patent 7,688,117 (2010).
2P. G. Neudeck, D. J. Spry, and L. Chen, Proc. IMAPS High Temperature Electronics Conf., 2016, pp. 263-271.
N-channel	JFET	design1,2 “Version	10.1”
NOT	Logic	Gate	Schematic
!
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JFET	IC	Wafer	10.1	vs	past	work1-2
• Aluminum Field	Stop	Implant	to	impede	parasitic	field	MOSFETs.
• Heavily-implanted	SiC contact	regions	were	formed	using	phosphorus	
implant	profile	with	slightly	lower	energy	&	dose.
• Contact	was	made	using	50	nm	sputtered	titanium layer.
1D. J. Spry, et al., Mat. Sci. Forum 828 (2016) 908-912: “IC Wafer/Version 8.1”
2D. J. Spry, et al., IEEE Electron Device Lett. 37 (2016) 625-628: “IC Wafer/Version 9.2”
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High-T	packaging1,2 (32	pins)	
1L. Chen, et al., Proc. IMAPS High Temperature Electronics Conference, 2016, pp. 66-72.
2P. G. Neudeck, et al., IEEE Electron Device Lett. 38 (2016) 1082-1085.
• Package	durability	and	leakage	characterized.
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4X4	Random	Access	Memory	(RAM)	Demonstration	Chip
Address	Decoder
Bit
4	X	4	RAM	Cell	Array
Bitline Read/Write	Drive	Circuitry
with	Sense	Amplifiers
Output	Buffers
• 3mm	x	3mm	4H-SiC	
JFET	chip	shown	
prior	to	packaging.
• 195	JFETs.
• 6-Transistor	static	
RAM	cell	approach.
• Includes	address	
decoders,	read/	
write	bitline drive	
with	sense	
amplifiers,	output	
buffers.	
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÷2/÷4	Clock	Demonstration	Chip
21-Stage	Ring	Oscillator	Clock
+	Output	Buffers
Active
D	Flip-Flops ÷2	or	÷4
Select
Logic
Inactive
D	Flip-Flop
High	Frequency	Ring	Osc.
• 3mm	x	3mm	4H-SiC	
JFET	chip	prior	to	
packaging.
• 175	JFETs
• 21-Stage	ring	oscillator	
provides	base	
frequency	clock	signal
• SELECT	data	line:
• High	(0	V)	à ÷4	output
• Low	(-10	V)	à ÷2	output
• Includes	two	D-type	flip	
flops	governed	by	select	
logic
• 3rd	flip	flop	is	inactive	
due	to	layout	error.
• Optional	modulation	of	
high-f	ring	oscillator	signal
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Wafer	10.1	IC	Functional	Yield	at	25	°C
• Probe-test	measurements	at	25	°C	prior	to	wafer	dicing	and	
circuit	packaging.	
• JFET	threshold	voltage	VT on	depends	on	distance	from	the	
center	of	the	wafer	r,	due	to	as-purchased	wafer	epilayer
variation	(see	Ref.	1).
• Table	I is	for	r <	25mm	(on	38	mm	radius	wafer),	the	wafer	
region where VT falls	within circuit design	specifications of
|VT|	<	10	V.
1P. G. Neudeck, D. J. Spry, and L. Chen, Proc. IMAPS High Temperature
Electronics Conf., 2016, pp. 263-271.
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Wafer	10.1	500	°C	Packaged	IC	Tests
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• Measured 16-bit RAM waveforms showing read and write
functionality of all bits at 5040 hours of a 500 °C oven test.
4X4	RAM	#2
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• Measured waveforms showing operation of ÷2/÷4
clock IC at 5200 hours of 500 °C oven testing.
÷2/÷4	Clock	Chip	#2
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• Time	evolution	of	÷2/÷4	clock	IC	output	voltages	and	frequency	for	
5	packaged	chips	subjected	to	prolonged	500	°C	oven	testing.
• After	initial	burn-in,	output	characteristics	change	<	10%
• 3	of	5	chips	remain	functioning	under	500	°C	test.
÷2/÷4	Clock	Chips	vs	Time	at	500	° C
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Venus	Environment	Durability	FIB	FESEM
(a) Crack typical of prolonged T ≥ 500 °C testing in air (727 °C for this sample)
• In Earth environment, the crack allows the top surface of the TaSi2 film to oxidize which
exacerbates failure.
(b) Crack in IC sample tested in Venus surface condition.
• In Venus environment, the crack reaches the top of the TaSi2 but does not propagate
through the TaSi2 and there is no observable evidence of TaSi2 film oxidation.
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Other	samples	exposed	to	Venus
• Platinum	forms	Platinum	Sulfide.	
• 200nm	thick	films	completely	converted.
• Many	morphologies	found	dependent	on	surrounding	
materials.
• Transition	metals	react	to	form	sulfides.
• Trace	amounts	of	HCl at	0.5	ppm	and	HF	at	2.5	ppb	that	
were	found	as	reacted	products	in	some	samples.
• Temperature	and/or	pressure	without	including	the	
complete	chemistry	is	not	a	sufficient	means	of	screening	
electronics	for	long-term	operation	in	the	Venusian	surface	
environment.	
• SiC,	SiO2,	Al2O3 remain	stable.
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Summary
• The	complexity	of	4H-SiC	JFET	IC’s	proven	durable	
for	1000’s	of	hours	at	500	°C	has	been	substantially	
increased	from	24	transistors	to	175+	transistors.
• Testing	in	high-fidelity	reproduction	of	the	Venus	
surface	environment	is	necessary	to	continue	
electronics	development	and	qualification	testing	
building	towards	long-term	Venus	surface	missions.
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STARC-ABL: Single-aisle Turboelectric AiRCraft with Aft Boundary Layer propulsion 
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Typical	Crack	Propagation	in	Earth	Air
• This sample was at 727 °C sample and a old (Version 9.2) design.
Same kind of behavior when seen on some 500 °C samples.
• Cracks related to dicing, handling, design rules, and bonding.
• Various degrees of oxidation and peeling seen.
• Oxidation of TaSi2 surface can be many 10s of microns wide.
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Crack	at	Venus	Surface	Conditions
• Only one crack seen on entire sample exposed to Venus.
• Found via optical microscope and then examined on
SEM. Hard to find with FESEM.
• Very small (~ 75 nm) when viewed from the top.
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